






# Beyond the Noise

*Automated Discovery of  
Microarchitectural Security Leaks*

Michael Schwarz | CISPA Summer School | August 2023







IT'S NOT  
~~LUPUS~~

THE CPU



# In-Order Execution



- Mental model of CPU is simple



# In-Order Execution



- Mental model of CPU is simple
- Instructions are executed **in program order**



# In-Order Execution



- Mental model of CPU is simple
- Instructions are executed **in program order**
- Pipeline **stalls** when stages are not ready



# In-Order Execution




- Mental model of CPU is simple
- Instructions are executed **in program order**
- Pipeline **stalls** when stages are not ready
- If data is **not cached**, we need to wait

INSTRUCTION

- LOAD 5
- MPY 6
- MPY 6
- PRINT 7


INFORMATION

- 13416
- 63






# In-Order Execution



- Instructions are...




# In-Order Execution



- Instructions are...
  - fetched (IF) from the L1 Instruction Cache




# In-Order Execution



- Instructions are...
  - fetched (IF) from the L1 Instruction Cache
  - decoded (ID)




# In-Order Execution



- Instructions are...
- fetched (IF) from the L1 Instruction Cache
- decoded (ID)
- executed (EX) by execution units




# In-Order Execution



- Instructions are...
  - fetched (IF) from the L1 Instruction Cache
  - decoded (ID)
  - executed (EX) by execution units
- Memory access is performed (MEM)



# In-Order Execution



- Instructions are...
  - fetched (IF) from the L1 Instruction Cache
  - decoded (ID)
  - executed (EX) by execution units
- Memory access is performed (MEM)
- Architectural register file is updated (WB)



# Measuring Time

$$x = y + 1$$



# Measuring Time

start =  $\textcircled{t}$

x = y + 1

end =  $\textcircled{t}$



# Measuring Time

```
start = ⏪
```

```
x = y + 1
```

```
end = ⏪
```

```
Δ = end - start
```



# Measuring Time

```
start = ⏪
```

```
x = y + 1
```

```
end = ⏪
```

```
Δ = end - start
```

1. run:  $\Delta = 302$



# Measuring Time

```
start = ⏪
```

```
x = y + 1
```

```
end = ⏪
```

```
Δ = end - start
```

1. run:  $\Delta = 302$

2. run:  $\Delta = 54$



# Measuring Time

```
start = ⏪
```

```
x = y + 1
```

```
end = ⏪
```

```
Δ = end - start
```

1. run:  $\Delta = 302$

2. run:  $\Delta = 54$

## Determinism?


Same code with **different** execution time **without** changes



# A Wise Man Once Said...

## Insanity

Doing the same thing over  
and over again and  
expecting different results.



**Albert Einstein**



# Measuring Time

start = ⏪

end = ⏭



# Measuring Time

start =  $\textcircled{1}$

end =  $\textcircled{2}$

$\Delta$  = end - start



# Measuring Time

```
start = ⏪
```

1. run:  $\Delta = 12$

```
end = ⏪
```

```
 $\Delta = end - start$ 
```



# Measuring Time

```
start = ⏪
```

1. run:  $\Delta = 12$

```
end = ⏪
```

2. run:  $\Delta = 12$

```
 $\Delta = end - start$ 
```



# Measuring Time


start =  $\textcircled{\text{P}}$

end =  $\textcircled{\text{P}}$

$\Delta = \text{end} - \text{start}$

1. run:  $\Delta = 12$

2. run:  $\Delta = 12$





I HAVE NO  
IDEA WHAT  
I'M DOING



# Interrupts!

App



OS





# Interrupts!

App



OS





# Interrupts!

App



OS

$\Delta \text{O}$





# Interrupts!

App




OS

$\Delta \textcircled{O}$





# Interrupts!




$\Delta \textcircled{O}$





# Interrupts!




$\Delta \textcircled{O}$






# Interrupts!







# Interrupts!





# Interrupts!







Why?



Why?



Why?



Oh, that's why.



## Interrupt-timing Attacks

- Continuously acquire [high-resolution timestamp](#)





## Interrupt-timing Attacks

- Continuously acquire high-resolution timestamp
- Interrupt → large difference between timestamps





# Interrupt-timing Attacks


- Continuously acquire **high-resolution timestamp**
- Interrupt → large **difference** between timestamps




```
int now = rdtsc();
while (true) {
    int last = now;
    now = rdtsc();
    if ((now - last) > threshold) {
        reportEvent(now, now - last);
    }
}
```




# Interrupt-timing Attacks







# Is that everything?



- Explains last experiment...
- ...but what about the simple calculation?
- Noise?




## Data Location Affects Access Time

- Runtime of memory operation depends on data location



# Data Location Affects Access Time


- Runtime of memory operation depends on data location





# Caching Speeds-up Memory Accesses


Cache Hits





# Caching Speeds-up Memory Accesses

Cache Hits Cache Misses



IS MY MENTAL  
MODEL OF THE CPU WRONG?

NO, IT MUST BE THE  
MEASUREMENTS THAT ARE WRONG



# Reality: (Simplified) Modern CPU


Frontend

Execution Engine

Memory Subsystem



# Reality: (Simplified) Modern CPU





# Reality: (Simplified) Modern CPU

Frontend

Fetch + Decode

Execution Engine

Memory Subsystem




# Reality: (Simplified) Modern CPU





# Reality: (Simplified) Modern CPU





# Reality: (Simplified) Modern CPU


Frontend

Execution Engine

Memory Subsystem





# Reality: (Simplified) Modern CPU







# Reality: (Simplified) Modern CPU






# Reality: (Simplified) Modern CPU






# Reality: (Simplified) Modern CPU






# Reality: (Simplified) Modern CPU






# Reality: (Simplified) Modern CPU






# Reality: (Simplified) Modern CPU






# Reality: (Simplified) Modern CPU






# Reality: (Simplified) Modern CPU






# Reality: (Simplified) Modern CPU





## Intermezzo: CPU Architecture



- Cars all have the same **interface** (= architecture)
  - Steering wheel, pedals, gear stick, ...
  - Some have special **extensions**
    - Air conditioning, cruise control, ...
  - Driving skills are “compatible” with all cars




## Intermezzo: CPU Microarchitecture




- Cars are **implemented** differently  
 (= microarchitecture)
  - engine, fuel, motor control, ...
  - Same car (“architecture”) with different engines
  - stronger or more efficient “microarchitecture”
  - Drivers don’t need to know anything about internals



# No thorough Description



Intel manual  
(full architecture)



Intel optimization manual  
(microarchitecture parts)



4778 pages



868 pages

## The prefetch Instruction



Use of software prefetch should be limited to memory addresses that are managed or owned within the application context. Prefetching to addresses that are not mapped to physical pages can experience non-deterministic performance penalty.


**OK! WE HAVE THE PLAN!!**

**LET'S DO THIS!**

movie fone




# Prefetch Timings on the Operating System






# Prefetch Timings on the Operating System






# Prefetch Timings on the Operating System






# Prefetch Timings on the Operating System



**I STILL HAVE NO IDEA**



**WHAT I'M DOING**



# Systematic Approach



Reset instruction



Instruction to  
measure



Instruction with  
possible side effect



# Testing A Sequence Triple



*reset*



# Testing A Sequence Triple





# Testing A Sequence Triple



Cold path S0



# Testing A Sequence Triple




*reset*



*reset*




# Testing A Sequence Triple






# Testing A Sequence Triple






# Testing A Sequence Triple





# Testing A Sequence Triple


Example 1: *measure = trigger = reset = ADD [mem]*





# Testing A Sequence Triple


Example 1: *measure = trigger = reset = ADD [mem]*





# Testing A Sequence Triple


Example 1: *measure = trigger = reset = ADD [mem]*





# Testing A Sequence Triple


Example 1: *measure = trigger = reset = ADD [mem]*





# Testing A Sequence Triple


Example 1: *measure = trigger = reset = ADD [mem]*





# Testing A Sequence Triple


Example 2: *measure = trigger = ADD [mem];*  
*reset = CLFLUSH [mem]*





# Testing A Sequence Triple


Example 2: *measure = trigger = ADD [mem];*  
*reset = CLFLUSH [mem]*





# Testing A Sequence Triple


Example 2: *measure = trigger = ADD [mem];*  
*reset = CLFLUSH [mem]*





# Testing A Sequence Triple

Example 2: *measure = trigger = ADD [mem];*  
*reset = CLFLUSH [mem]*





## Recap: Measuring Time

```
start = ⏪
```

```
x = y + 1
```

```
end = ⏫
```

```
Δ = end - start
```



## Recap: Measuring Time

```
start = ⏪
```

```
x = y + 1
```

```
end = ⏫
```

```
Δ = end - start
```

1. run:  $\Delta = 302 \rightarrow$  cache miss

2. run:  $\Delta = 54 \rightarrow$  cache hit



# Recap: Measuring Time

```
clflush [y]
```

```
start = ⏪
```

```
x = y + 1
```

```
end = ⏪
```

```
Δ = end - start
```

1. run:  $\Delta = 302 \rightarrow$  cache miss

2. run:  $\Delta = 302 \rightarrow$  cache miss



## Recap: Measuring Time

```
clflush [y]
```

```
start = ⏪
```

```
x = y + 1
```

```
end = ⏪
```

```
Δ = end - start
```

1. run:  $\Delta = 302 \rightarrow$  cache miss


2. run:  $\Delta = 302 \rightarrow$  cache miss

### Determinism!

No randomness or non-determinism – just behavior we did not understand




# Flush+Reload






# Flush+Reload






# Flush+Reload






# Flush+Reload






# Flush+Reload






# Flush+Reload






# Flush+Reload





# Flush+Reload





## Flush+Reload on Square-and-Multiply

$$M = C^d \bmod n$$



# Flush+Reload on Square-and-Multiply

$$M = C^d \bmod n$$

A binary sequence: 1 1 0 0 1 1 0 ...

Result	=	C
--------	---	---



# Flush+Reload on Square-and-Multiply

$$M = C^d \bmod n$$



$$\text{Result} = \underbrace{\text{Result} \times \text{Result}}_{\text{square}} \times \underbrace{C}_{\text{multiply}}$$



# Flush+Reload on Square-and-Multiply

$$M = C^d \bmod n$$




$$\text{Result} = \underbrace{\text{Result} \times \text{Result}}_{\text{square}}$$



# Flush+Reload on Square-and-Multiply

$$M = C^d \bmod n$$



$$\text{Result} = \underbrace{\text{Result} \times \text{Result}}_{\text{square}}$$



# Flush+Reload on Square-and-Multiply

$$M = C^d \bmod n$$



$$\text{Result} = \underbrace{\text{Result} \times \text{Result}}_{\text{square}} \times \underbrace{\text{C}}_{\text{multiply}}$$



# Flush+Reload on Square-and-Multiply

$$M = C^d \bmod n$$



$$\text{Result} = \underbrace{\text{Result} \times \text{Result}}_{\text{square}} \times \underbrace{\text{C}}_{\text{multiply}}$$



# Flush+Reload on Square-and-Multiply

$$M = C^d \bmod n$$



$$\text{Result} = \underbrace{\text{Result} \times \text{Result}}_{\text{square}}$$



# Flush+Reload on mbedTLS

```
[+] Flush+Reload Threshold: 148
[x] Loaded file: ../mbedtls-2.16.1-prebuilt/lib/libmbedtlscrypto.so.3
[x] Mapped mpi_square          @ 0x7fae724d7004 - offset: 106500
[x] Mapped mpi_montmul         @ 0x7fae724d6002 - offset: 102402
[+] Observing access patterns...
MS-S-S-S-MS-MS-S-S-MS-S-S-MS-MS-MS-MS-MS-S-S-S-S-S-MS-S-S
-S-S-S-MS-MS-S-MS-S-S-MS-S-S-MS-MS-S-S-MS-MS-S-MS-S-S-MS-S-MS-
MS-S-MS-MS-S-S-MS-MS-S-MS-MS-MS-MS-S-MS-MS-S-MS-S-S-S-S-MS-
S-S-MS-MS-S-MS-MS-S-MS-MS-S-MS-MS-S-MS-MS-S-MS-MS-S-MS-S-S-S-MS-
MS-S-S-MS-MS-S-MS-S-S-MS-S-S-MS-S-MS-S-MS-S-MS-MS-S-MS-S-MS-S-
MS-S-S-S-MS-MS-S-MS-S-S-MS-S-S-MS-S-MS-S-MS-S-MS-S-MS-S-MS-S-
MS-S-MS-S-S-MS-S-MS-S-MS-MS-S-MS-S-MS-S-MS-S-MS-S-MS-S-MS-S-MS-
S-MS-S-MS-S-MS-S-MS-S-MS-S-MS-S-MS-S-MS-S-MS-S-MS-S-MS-S-MS-S-MS-
-MS-MS-S-MS-S-S-MS-S-MS-S-MS-S-MS-S-MS-S-MS-S-MS-S-MS-S-MS-S-MS-S-
S-S-S-S-MS-MS-S-MS-S-MS-S-MS-S-MS-S-MS-S-MS-S-MS-S-MS-S-MS-S-MS-S-
```

[+] d = 0x6b7af83b9928bd4cbbbb12c6f30c5c242b1b8325b640d7ee6e4b9896081f1471
[+] 100% correct!



# Motivation

## Problem



**Finding** side channels is a **complex** and **time-consuming** process


# MEASURE



## ALL THE THINGS




# Osiris – Fuzzing x86 CPUs for Side Channels






# Osiris – Fuzzing x86 CPUs for Side Channels






# Osiris – Fuzzing x86 CPUs for Side Channels






# Osiris – Fuzzing x86 CPUs for Side Channels






# Osiris – Fuzzing x86 CPUs for Side Channels






# Osiris – Fuzzing x86 CPUs for Side Channels





# Osiris – Fuzzing x86 CPUs for Side Channels




- Fuzzed on **5 different CPUs**
- AMD and Intel




# Osiris Results



~4 days per CPU



2 side channels rediscovered



4 new side channels



2 new attacks

HEY! GET BACK  
TO WORK!

MEASURING!

OH. CARRY ON.





## Continue Measuring

x = y + 1

start = ⏪

x = y + 1

end = ⏪

$\Delta$  = end - start



# Continue Measuring

```
x = y + 1
```

```
start = ⏪
```

```
x = y + 1
```

```
end = ⏪
```

```
Δ = end - start
```

1. run:  $\Delta = 54 \rightarrow$  cache hit

2. run:  $\Delta = 54 \rightarrow$  cache hit



# Continue Measuring

<crash>

x = y + 1 (never executed architecturally)

<restart>

start = ⏪

x = y + 1

end = ⏪

$\Delta = \text{end} - \text{start}$

1. run:

2. run:



# Continue Measuring

<crash>

x = y + 1 (never executed architecturally)

<restart>

start = ⏪

x = y + 1

end = ⏪

$\Delta$  = end - start

1. run:  $\Delta = 54 \rightarrow$  cache hit

2. run:  $\Delta = 54 \rightarrow$  cache hit

## (Im)possible


Microarchitecture can do things impossible for the architecture

 Meltdown

User Memory

	A	B
C	D	E
F	G	H
I	J	K
L	M	N
O	P	Q
R	S	T
U	V	W
X	Y	Z

```
char value = kernel[0]
```




 Meltdown

User Memory

	A	B
C	D	E
F	G	H
I	J	K
L	M	N
O	P	Q
R	S	T
U	V	W
X	Y	Z

`char value = kernel[0]`

Page fault (Exception)



 Meltdown


User Memory

	A	B
C	D	E
F	G	H
I	J	K
L	M	N
O	P	Q
R	S	T
U	V	W
X	Y	Z

`char value = kernel[0]``mem[value]``K`

Page fault (Exception)

Out of order





# Meltdown

## User Memory

	A	B
C	D	E
F	G	H
I	J	K
L	M	N
O	P	Q
R	S	T
U	V	W
X	Y	Z

```
char value = kernel[0]
```


mem[value]

K



Page fault (Exception)

Out of order






# Meltdown Experiment






# Meltdown Experiment






# Meltdown Experiment






# Meltdown Experiment






# Meltdown Experiment






# Meltdown Experiment






# Meltdown Experiment






# Meltdown Experiment






# Meltdown Experiment






# Meltdown Experiment






# Meltdown Experiment





# Meltdown Experiment





# Meltdown Experiment




Leak (Meltdown)

X	X	X	X	X	X	X	P	X	X	X	X
---	---	---	---	---	---	---	---	---	---	---	---




# Meltdown Experiment





# Meltdown Experiment



Leak (Meltdown)

X	X	X	X	X	X	X	P	X	X	X	X	X	P
---	---	---	---	---	---	---	---	---	---	---	---	---	---



# Meltdown Experiment




Leak (Meltdown)

X	X	X	X	X	X	X	P	X	X	X	X	X	P	X
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---




# Meltdown Experiment






# Meltdown Experiment






# Complex Load Situations






# Complex Load Situations






# Complex Load Situations






# Complex Load Situations






# Complex Load Situations






# Complex Load Situations







# Complex Load Situations





# Complex Load Situations

not used for L1/SB/LFB





...  
mov al, byte [rcx]  
...




# Complex Load Situations

not used for L1/SB/LFB





# Complex Load Situations






There is no noise.

Noise is just  
someone else's data



# Systematic Analysis



BBC

Intel Zombieload bug fix to slow data centre computers

THE VERGE

ZombieLoad attack lets hackers steal data from Intel chips

FORTUNE

'Zombieload' Flaw Lets Hackers Crack Almost Every Intel Chip Back to 2011. Why's It Being Downplayed?

How-To Geek

Only New CPUs Can Truly Fix ZombieLoad and Spectre



# That Escalated Quickly

How it started






# That Escalated Quickly


How it started



How it's going



I have some sort




Of idea what I am  
doing

WITH GREAT INSIGHT  
COMES GREAT AUTOMATION





# MDS Analysis




- Many Microarchitectural Data Sampling (MDS) attacks
  - ZombieLoad, RIDL, Fallout, Meltdown-UC
- Different variants and leakage targets
- Complex to reproduce and test all variations
- Common: require a fault or microcode assist



## User Memory

	A	B
C	D	E
F	G	H
I	J	K
L	M	N
O	P	Q
R	S	T
U	V	W
X	Y	Z

```
char value = faulting[0]
```






## User Memory

	A	B
C	D	E
F	G	H
I	J	K
L	M	N
O	P	Q
R	S	T
U	V	W
X	Y	Z

```
char value = faulting[0]
```





## User Memory

	A	B
C	D	E
F	G	H
I	J	K
L	M	N
O	P	Q
R	S	T
U	V	W
X	Y	Z

```
char value = faulting[0]
```




```
mem[value]
```

```
K
```



Fault

Out of order






## User Memory

	A	B
C	D	E
F	G	H
I	J	K
L	M	N
O	P	Q
R	S	T
U	V	W
X	Y	Z

```
char value = faulting[0]
```

mem[value]

K



Fault

Out of order



# DUMB WAYS to DIE™






## Memory Access Checks (simplified)

- Many possibilities for **faults**





# Memory Access Checks (simplified)


- Many possibilities for faults





- Idea: mutation fuzzing for new variants




















# Transynther Results




26 hours runtime



100 unique leakage  
patterns



7 attacks reproduced



1 new vulnerability



1 regression




- Medusa: new variant of ZombieLoad



- Medusa: new variant of ZombieLoad
  - Leaks from write-combining buffer, i.e., REP MOV
  - Used for fast memory copy, e.g., in OpenSSL or kernel
- Leaked RSA key while decoding in OpenSSL



# Ice Lake Regression



- Ice Lake microarchitecture reported no vulnerabilities
- Transynther found a regression via a small mutation  
→ Re-enabled a “mitigated” variant
  - Fixed via microcode update



ARCHITECTURE

# STRANGER —THINGS—

MICROARCHITECTURE  
CONTENTION FAULTS  
INTERRUPT CONFLICT



After all... why not?

**WHY SHOULDN'T I LOOK  
AT ARCHITECTURAL INTERFACES?**



# Playing with MSRs

- Goal: disable a prefetcher for an experiment





# Playing with MSRs

- Goal: disable a prefetcher for an experiment

```
% sudo wrmsr -a 320 0x2
```





# Playing with MSRs

- Goal: disable a prefetcher for an experiment

```
% sudo wrmsr -a 320 0x2
```



- Typo: should be 420, not 320



# Playing with MSRs

- Goal: disable a prefetcher for an experiment

```
% sudo wrmsr -a 320 0x2
```



- Typo: should be 420, not 320

```
% sudo wrmsr -a 420 0x2
Segmentation fault (core dumped)
% top
Segmentation fault (core dumped)
% sudo reboot
Segmentation fault (core dumped)
```



# Playing with MSRs

- Goal: disable a prefetcher for an experiment

```
% sudo wrmsr -a 320 0x2
```



- Typo: should be 420, not 320

```
% sudo wrmsr -a 420 0x2
Segmentation fault (core dumped)
% top
Segmentation fault (core dumped)
% sudo reboot
Segmentation fault (core dumped)
```

→ Every application **crashed on startup**



# Playing with MSRs

- Goal: disable a prefetcher for an experiment

```
% sudo wrmsr -a 320 0x2
```



- Typo: should be 420, not 320


```
% sudo wrmsr -a 420 0x2
Segmentation fault (core dumped)
% top
Segmentation fault (core dumped)
% sudo reboot
Segmentation fault (core dumped)
```

→ Every application **crashed on startup**

- **No information** about this MSR in the Intel manual




# Model-Specific Registers and their Hidden Secrets



- Model-Specific Registers (MSRs): CPU control registers




# Model-Specific Registers and their Hidden Secrets



- Model-Specific Registers (MSRs): [CPU control registers](#)
- AMD K8: Undocumented [debug](#) mode via MSR



# Model-Specific Registers and their Hidden Secrets



- Model-Specific Registers (MSRs): CPU control registers
- AMD K8: Undocumented debug mode via MSR
- VIA C3 CPU: backdoor access via undocumented MSR bit




# MSRevelio – Overview

MSR  
Scanning




# MSRevelio – Overview






# MSRevelio – Overview






# MSRevelio – Overview






# MSRevelio – Overview






# MSRevelio – Results Overview




**5890** undocumented MSRs



# MSRevelio – Results Overview




**5890** undocumented MSRs




**3** MSRs as attack [mitigation](#)



# MSRevelio – Results Overview



**5890** undocumented MSRs




**3** MSRs as attack [mitigation](#)




1 MSR allows [TOCTOU vulnerability](#)



# MSRevelio – Results Overview



**5890** undocumented MSRs



**3** MSRs as attack [mitigation](#)



1 MSR allows [TOCTOU vulnerability](#)



New MSRs hint towards  
vulnerabilities



## Findings – Undisclosed Attacks



- MSRs often introduce **vulnerability fixes**




## Findings – Undisclosed Attacks



- MSRs often introduce **vulnerability fixes**
  - MSRs exist **before public disclosure**
- Useful for 1-Day Exploits




## Findings – Attack Mitigation



- Mitigate prefetch side-channel attacks




## Findings – Attack Mitigation



- Mitigate prefetch side-channel attacks
- Reduce CrossTalk leakage



## Findings – Attack Mitigation



- Mitigate prefetch side-channel attacks
- Reduce CrossTalk leakage
- Reduce Medusa leakage



# MSRevelio – Lessons Learned



- Searching for **unknown behavior** is hard



# MSRevelio – Lessons Learned



- Searching for **unknown behavior** is hard
- We can **automate the search** for undocumented MSR behavior



# MSRevelio – Lessons Learned



- Searching for **unknown behavior** is hard
- We can **automate the search** for undocumented MSR behavior
- Automation allows **tracing changes between releases**



# MSRevelio – Lessons Learned




- Searching for **unknown behavior** is hard
- We can **automate the search** for undocumented MSR behavior
- Automation allows **tracing changes between releases**
- **Architectural interfaces** not fully explored

A close-up shot of Michael Scott, played by Steve Carell, from the TV show "The Office". He is wearing a dark pinstripe suit, a white shirt, and a blue patterned tie. His gaze is directed towards the left of the frame. The background shows an office environment with bookshelves and a wooden door.

**NOT BAD**




# Loads are Complex






# Loads are Complex






# Loads are Complex






# Loads are Complex






# Loads are Complex






# Loads are Complex






# Loads are Complex






# Loads are Complex






# Loads are Complex






# Loads are Complex





# Loads are Complex





# Bunch of Stuff Mapped





```
00001000-0009efff : System RAM
00100000-412f6017 : System RAM
45cba000-45cbafff : ACPI Non-volatile Storage
47f00000-64bfffff : Reserved
61000000-64bfffff : Graphics Stolen Memory
64c00000-bfffffff : PCI Bus 0000:00
66000000-721fffff : PCI Bus 0000:01
fee00000-fee00fff : Local APIC
fee00000-fee00fff : Reserved
ff000000-ffffffff : Reserved
ff000000-ffffffff : pnp 00:04
100000000-49b3ffff : System RAM
1ad600000-1ae400df0 : Kernel code
1ae400df1-1af25687f : Kernel data
1af52a000-1af9ffff : Kernel bss
[...]
```



# Scanning Memory


Physical Memory





# Scanning Memory



Physical Memory





# Scanning Memory



Physical Memory





# Scanning Memory



Physical Memory





# Scanning Memory



Physical Memory





# Scanning Memory



Physical Memory





# Scanning Memory


Physical Memory






# Scanning Memory

Physical Memory








# Leaking Address



```
00001000-0009efff : System RAM
00100000-412f6017 : System RAM
45cba000-45cbafff : ACPI Non-volatile Storage
47f00000-64bfffff : Reserved
61000000-64bfffff : Graphics Stolen Memory
64c00000-bfffffff : PCI Bus 0000:00
66000000-721fffff : PCI Bus 0000:01
fee00000-fee00fff : Local APIC
fee00000-fee00fff : Reserved
ff000000-ffffffff : Reserved
ff000000-ffffffff : pnp 00:04
100000000-49b3ffff : System RAM
1ad600000-1ae400df0 : Kernel code
1ae400df1-1af25687f : Kernel data
1af52a000-1af9ffff : Kernel bss
[...]
```



# Advanced Programmable Interrupt Controller



Handles interrupts in modern CPUs.

- Local APIC for each CPU
- I/O APIC towards external devices
- Exposes registers



# APIC MMIO

- **Memory-mapped** APIC registers

Timer				0x00
Thermal				0x10
ICR bits 0-31				0x20
ICR bits 32-63				0x30

0                  4                  8                  12



# APIC MMIO

- **Memory-mapped** APIC registers
  - Controlled by MSR IA32\_APIC\_BASE (default 0xFEE00000)

0xFEE00000:

Timer				0x00
Thermal				0x10
ICR bits 0-31				0x20
ICR bits 32-63				0x30

0                  4                  8                  12



# APIC MMIO

- **Memory-mapped** APIC registers
  - Controlled by MSR IA32\_APIC\_BASE (default 0xFEE00000)
  - Mapped as **32bit** values, **aligned to 16 bytes**

0xFEE00000:

Timer				0x00
Thermal				0x10
ICR bits 0-31				0x20
ICR bits 32-63				0x30

0                  4                  8                  12



# APIC MMIO

- **Memory-mapped** APIC registers
  - Controlled by MSR IA32\_APIC\_BASE (default 0xFEE00000)
  - Mapped as **32bit** values, **aligned to 16 bytes**
  - **Should not** be accessed at bytes 4 through 15.

0xFEE00000:

Timer	0x00
Thermal	0x10
ICR bits 0-31	0x20
ICR bits 32-63	0x30

0                  4                  8                  12




## Intel Manual Vol. 3a

Any *access* that touches *bytes 4 through 15* of an APIC register may cause *undefined behavior* and must not be executed. This undefined behavior could include hangs, *incorrect results*, or unexpected exceptions.



## Intel Manual Vol. 3a


Any *access* that touches *bytes 4 through 15* of an APIC register may cause *undefined behavior* and must not be executed. This undefined behavior could include hangs, *incorrect results*, or unexpected exceptions.








# Ruling out Microarchitectural Elements






# Ruling out Microarchitectural Elements






# Ruling out Microarchitectural Elements






# Ruling out Microarchitectural Elements






# Ruling out Microarchitectural Elements






# The Superqueue



- It's the **decoupling buffer** between L2 and LLC




# The Superqueue



- It's the **decoupling buffer** between L2 and LLC
- Contains **data** passed between L2 and LLC



# The Superqueue



- It's the **decoupling buffer** between L2 and LLC
- Contains **data** passed between L2 and LLC
- Like **Line Fill Buffers** for L1 and L2




# Leaking from the Superqueue

APIC

IRR	EOI	???
ISR		???
IRR		???

Victim (SGX)



Attacker




# Leaking from the Superqueue

APIC



EOI	???
ISR	???
IRR	???

Attacker






# Leaking from the Superqueue





# Leaking from the Superqueue





- First architectural CPU vulnerability
- Deterministically leak data from SGX
- Does not require hyperthreading



# Software vs. Hardware Fuzzing



- All **low-hanging fruit**
- Approximately as sophisticated as software fuzzing in 1990
- Majority of fuzzers does **not** use **any guidance**
- More research on **feedback** necessary



# Summary



- Simple models are sufficient to find leakage
- Dumb fuzzers find leakage within hours
  - New vulnerability variants
  - New side channels
  - Regression in new CPUs
  - New architectural vulnerabilities
- Prediction: smarter fuzzers → more vulnerabilities



<https://github.com/CISPA/Osiris>



D. Weber, A. Ibrahim, H. Nemati, M. Schwarz, C. Rossow.

Osiris: Automated Discovery of Microarchitectural Side Channels.



<https://github.com/vernamlab/Medusa>



D. Moghimi, M. Lipp, B. Sunar, M. Schwarz.

Medusa: Microarchitectural Data Leakage via Automated Attack Synthesis.

<https://github.com/IAIK/MSRevelio>




A. Kogler, D. Weber, M. Haubenwallner, M. Lipp, D. Gruss, M. Schwarz.

Finding and Exploiting CPU Features using MSR Templating.



# Spectre, Meltdown, and LVI Variants



← Twitter



**Josh Walden** @jmw1123 · 19. Nov.

Case of beer on it's way/there later this week thanks Daniel! Thanks again for the partnership!



**Daniel Gruss** @lavados · 13. Nov.

Antwort an @Desertrold und @jmw1123  
I'm in favor!

2

5

34

↑



Daniel Gruss  
@lavados

Antwort an @jmw1123

Thanks again Josh!

We already received the case a month ago but only found time this weekend to sit together and enjoy some!

We wish you a merry Christmas and look forward to continue working with Intel next year.

cc @cc0x1f @mlqxyz @misc0110 @tugraz\_csbme #tugraz

[Tweet übersetzen](#)



Du und Claudio Canella

5:45 nachm. · 24. Dez. 2019 · Twitter Web App

23 „Gefällt mir“-Angaben



# FUZZ



## ALL THE THINGS

# Beyond the Noise

*Automated Discovery of  
Microarchitectural Security Leaks*

Michael Schwarz | CISPA Summer School | August 2023